We present the equations that model several types of latches and flip-flops. The circuits are supposed to be ideal (i.e. non-inertial).
Introduction
The latches are simple circuits with feedback from the digital electrical engineering. We have included in our work the C element of Muller, the RS latch, the clocked RS latch, the D latch and also circuits containing two interconnected latches: the edge triggered RS flip-flop, the D flip-flop, the JK flip-flop, the T flip-flop.
The purpose of this study is to model with equations the previous circuits, considered to be ideal, i.e. non-inertial. In the case of the RS latch for example, this refers to the system ) The technique of analysis is the pseudoboolean differential calculus. The internet address that we have indicated at the bibliography created some order in the present thoughts, but the latches are very well known to the electrical engineers and the bibliography concerning them is rich.
Signals
We note with 
showing the discrete time instances ,... , , 2 1 0 t t t when x may switch from 0 t o 1, respectively from 1 to 0.
Let y x, two signals. We shall use the fact that the left limit of
Latches, the general equation
The equations of the latches consist in the next system
, are signals and x is the unknown. The last equation of the system is called the admissibility condition (of the inputs).
In order to solve system (1) we associate to the functions v u, the next sets
and respectively numbers k t :
3 min V t = … and the next inclusions, respectively inequalities are true ... 
3 min U t = … For solving the system (1), we observe that the unbounded sequence
exists with the property that x v u , , are constant in each of the
where the first two equations of (1) take one of the
are equal with 1,0; 0,1; 0,0 in those intervals. The solutions were written in the next table: Table 1 We observe furthermore (see the Appendix) that (1) is equivalent with the equation
that contains three exclusive possibilities:
equivalent with (2), (3), (4). We solve the system (1).
are both possible. In order to make a distinction between the two solutions of (1) corresponding to the initial value 0, respectively the initial va lue 1 we shall note them with x , respectively with '
x .
. This fact results by solving (4) for 0 t t < and then (2) followed perhaps by a finite sequence of (4), (2), (4),… in some interval )
we solved (3) followed perhaps by a finite sequence of (4), (3), (4) 
, contradiction with (1)). We observe the fact that
thus after the first common value of the (distinct) solutions ' , x x they coincide. 
C element
We call the equations of the C element of Muller any of the next equivalent statements:
, are signals, the first two called inputs and the last -state. Equations (1), (2) are the equations of a latch 3 (1), 3 (5) where
. It is observed the satisfaction of the admissibility condition of the inputs.
The circuit called the C element of Muller and its symbol were drawn bellow:
The analysis of (2) is obvious:
keeps its previous value otherwise.
The general form of equation (1) for n inputs n u u ,..., 1 is:
and equation (2) is generalized like this:
RS latch
We call the equations of the RS latch any of the equivalent statements )
, are signals. S R, are called inputs: the reset input and the set input and Q is the state, the unknown relative to which the equations are solved.
These equations coincide with 3 (1) and 3 (5) but the notations are different and traditional.
We have drawn below the circuit called RS latch and its symbol.
We conclude the things that were discussed in section 3 by the next statements related with equation (2). At the RS latch,
Clocked RS latch
The equivalent statements
are signals: the reset, the set and the clock input, respectively the state.
The equations (1), (2) result from 3 (1) and 3 (5) where
The circuit called the clocked RS latch and the symbol of this circuit were drawn below a)
The work of the circuit results from equation (2):
, expressing the validity of
is true in this interval. The clocked RS latch behaves like an RS latch when 1 ) ( = t C and keeps the state constant ) 0
, but these were obvious when looking at (1).
D latch
We call the equations of the D latch any of the next equivalent statements
, are signals: the data input D , the clock input C and the state Q . On one hand, from (1) it is seen the satisfaction of the admissibility condition of the inputs. And on the other hand (1), (2) result from the equations of the clocked RS latch 6 (1), 6 (2) where
and we have used the traditional notation D for the data input, instead of S .
The D latch circuit and its symbol were drawn below
We interpret the equations of the D latch now.
, Q is constant.
Edge triggered RS flip-flop
Any of the equivalent statements
are signals: the reset input R , the set input S , the clock input C , the next state P and the state Q .
In (1), (2) the signals P C S R , , , and Q C P , , satisfy the equations of a clocked RS latch and of a D latch and (2) represents the term by term product of 6 (2) with 7 (2) written with these variables.
The two latches are called master and slave. The edge triggered RS flip-flop circuit and its symbol are the following:
The equation (2) written at the left of t is:
In the analysis of the circuit we have the next possibilities:
and on the other hand P S R , , is an RS latch. Case 1 ) ( = t C Only (4), (5) are true; Q is constant and P S R , , is an RS latch. 
, this is the so called 'falling edge' of the clock input.
D flip-flop
We call the equations of the D flip-flop any of the next equivalent conditions:
are signals, called: the data input D, the clock input C, the next state P and the state Q.
We We write equation (2) at the left of t :
and we interpret the equations of the D flip-flop.
The state and the next state were equal, Q keeps its value and the next state becomes equal with the input.
the next state is equal with the previous value of the input and with the state; t is a point of continuity of P Case 1 ) 
JK flip-flop
are signals: the J input, the K input, the clock input C, the next state P and the state Q.
The first two equations of (1) (modeling the master latch) coincide with the first two equations of the edge triggered RS flip-flop where
and the last two equations of (1) (modeling the slave latch) coincide with the last two equations of the edge triggered RS flip-flop. We observe that the conditions of admissibility of the inputs of the master and of the slave latch are fulfilled. To be compared (2) and 8 (2).
We have drawn below the JK flip-flop circuit and its symbol:
In the analysis of the behavior of this circuit we need to write (2) at the left of t :
switches from 0 to 1, the next state P and the state Q were equal; Q keeps its value and P switches from 0 to 1 if 1 ) ( = t J and keeps the 0 value otherwise, while the switch of P is from 1 to 0 when 1 ) ( = t K , otherwise P remains 1.
The next state is 0 if Q is 1 and keeps its value if Q is 0.
The next state is 1 if Q is 0 and keeps it s value if Q is 1.
e. the state and the next state become equal in this moment, that is one of continuity for P . Q switches from 0 to 1 or keeps the 1 value when K was 0; Q switches from 1 to 0 or keeps the 0 value if J was 0. 
can be 1, thus P changes value at most once and this was not true at the edge triggered RS flip-flop.
Let's make now in the equations of the
We get: (2) and (3) have similarities and sometimes the equation of the JK flip-flop is considered to be (3).
T flip-flop
The next equivalent statements The conditions of admissibility of the inputs are fulfilled for the first two and for the last two equations from (1) (the master and the slave latch).
The T flip-flop circuit and the symbol of the circuit have been drawn below:
The equation (2) written at the left of t is the next one:
We interpret the equations of the T flip-flop.
the state and the next state were equal, but now they have complementary values; t is a point of continuity for Q and of discontinuity for P .
the state and the next state were different and they become equal; t is a point of continuity for P and of discontinuity for Q . 
of the clock input, the state Q of the T flip-flop toggles to its complementary value, otherwise it is constant.
We observe that the equations of the T flip-flop represent the next special cases:
-in the equations of the edge triggered RS flip-flop,
-in the equations of the JK flip-flop (any of 10 (2), 10 (3)) 1 ) ( , 1 ) (
Appendix
We prove that the statements )
(2) are equivalent. (1) is equivalent with (we have underlined some terms that are reduced): 
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